

§

§

§

§

In re application of:

Kuen-Chyr Lee, et al.

Serial No.: 10/785,524

Filed:

February 24, 2004

For:

Method for Improving the Electrical Continuity for a

Silicon-Germanium Film Across
a Silicon/Oxide/Polysilicon
Surface Using a Novel Two-

Temperature Process

Docket No.:

2001-1693 / 24061.450

Customer No.

42717


Group Art Unit: 2823

Examiner:

Trung Q. Dang

### **DECLARATION UNDER 37 C.F.R. § 1.131**

- I, Kuen-Chyr Lee, declare and say that:
- I am a joint inventor of the subject matter disclosed and claimed in the aboveidentified application.
- 2. At all times set forth herein, I was employed at Taiwan Semiconductor Manufacturing Co., LTD, ("TSMC") Hsin-Chu, Taiwan. TSMC is the assignee of the above-identified application.
- 3. Prior to March 31, 2003, we reduced the subject matter of the present invention to practice, prepared a TSMC Invention Disclosure, and submitted it to TSMC for processing for a patent application. A copy of the original TSMC Invention Disclosure, with dates redacted, is attached as Exhibit A.
- 4. The TSMC Invention Disclosure of Exhibit A includes two photomicrographs, Figure 3 and Figure 4, of an HBT device that we successfully reduced to practice prior to March 31, 2003, using a two-temperature semiconductor process described in the above-identified application, wherein a blanket seed layer was deposited on a substrate and a patterned polysilicon layer at a first temperature, and then an in-situ doped silicon-germanium layer was formed on the silicon cap layer at a lower temperature.
  - 5. All of the activities described above occurred in Taiwan.



Kuen-Chyr Les

Kuen-Chyr Lee

Date: 5, 19, 2005



In re application of:

Kuen-Chyr Lee, et al.

Serial No.: 10/785,524

Filed:

February 24, 2004

For:

Method for Improving the

\$ \$ \$ \$ \$ \$ \$ \$ \$ \$ \$ \$ Electrical Continuity for a Silicon-Germanium Film Across a Silicon/Oxide/Polysilicon Surface Using a Novel Two-

Temperature Process

Docket No.:

2001-1693 / 24061.450

Customer No.

42717

Group Art Unit: 2823

Examiner:

Trung Q. Dang

### **DECLARATION UNDER 37 C.F.R. § 1.131**

§

- I, Liang-Gi Yao, declare and say that:
- I am a joint inventor of the subject matter disclosed and claimed in the aboveidentified application.
- At all times set forth herein, I was employed at Taiwan Semiconductor Manufacturing Co., LTD, ("TSMC") Hsin-Chu, Taiwan. TSMC is the assignee of the aboveidentified application.
- Prior to March 31, 2003, we reduced the subject matter of the present invention to practice, prepared a TSMC Invention Disclosure, and submitted it to TSMC for processing for a patent application. A copy of the original TSMC Invention Disclosure, with dates redacted, is attached as Exhibit A.
- The TSMC Invention Disclosure of Exhibit A includes two photomicrographs, Figure 3 and Figure 4, of an HBT device that we successfully reduced to practice prior to March 31, 2003, using a two-temperature semiconductor process described in the above-identified application, wherein a blanket seed layer was deposited on a substrate and a patterned polysilicon layer at a first temperature, and then an in-situ doped silicon-germanium layer was formed on the silicon cap layer at a lower temperature.
  - 5. All of the activities described above occurred in Taiwan.

Liang-Gi Yao

Date:



2001-1693 / 24061.450 Docket No.: In re application of: Kuen-Chyr Lee, et al. ക ക ക ക ക ക ക ക ക Customer No. 42717 Serial No.: 10/785,524 Group Art Unit: 2823 Filed: February 24, 2004 Examiner: Trung Q. Dang Method for Improving the For: Electrical Continuity for a Silicon-Germanium Film Across a Silicon/Oxide/Polysilicon

§

### **DECLARATION UNDER 37 C.F.R. § 1.131**

I, Tien-Chih Chang, declare and say that:

Surface Using a Novel Two-

Temperature Process

- 1. I am a joint inventor of the subject matter disclosed and claimed in the above-identified application.
- 2. At all times set forth herein, I was employed at Taiwan Semiconductor Manufacturing Co., LTD, ("TSMC") Hsin-Chu, Taiwan. TSMC is the assignee of the above-identified application.
- 3. Prior to March 31, 2003, we reduced the subject matter of the present invention to practice, prepared a TSMC Invention Disclosure, and submitted it to TSMC for processing for a patent application. A copy of the original TSMC Invention Disclosure, with dates redacted, is attached as Exhibit A.
- 4. The TSMC Invention Disclosure of Exhibit A includes two photomicrographs, Figure 3 and Figure 4, of an HBT device that we successfully reduced to practice prior to March 31, 2003, using a two-temperature semiconductor process described in the above-identified application, wherein a blanket seed layer was deposited on a substrate and a patterned polysilicon layer at a first temperature, and then an in-situ doped silicon-germanium layer was formed on the silicon cap layer at a lower temperature.
  - 5. All of the activities described above occurred in Taiwan.

Fien-Chih Chang

Date: 2005/05/23

JUN 2 3 2005 THE UNITED STATES PATENT AND TRADEMARK OFFICE

§ §

ş

In re application of:

Kuen-Chyr Lee, et al.

Serial No.: 10/785,524

Filed: February 24, 2004

For:

Method for Improving the Electrical Continuity for a

Silicon-Germanium Film Across a Silicon/Oxide/Polysilicon Surface Using a Novel Two-

Temperature Process

Docket No.:

2001-1693 / 24061.450

Customer No.

42717

Group Art Unit: 2823

Examiner:

Trung Q. Dang

### **DECLARATION UNDER 37 C.F.R. § 1.131**


I, Chia-Lin Chen, declare and say that:

- I am a joint inventor of the subject matter disclosed and claimed in the aboveidentified application.
- At all times set forth herein, I was employed at Taiwan Semiconductor Manufacturing Co., LTD, ("TSMC") Hsin-Chu, Taiwan. TSMC is the assignee of the aboveidentified application.
- Prior to March 31, 2003, we reduced the subject matter of the present invention to practice, prepared a TSMC Invention Disclosure, and submitted it to TSMC for processing for a patent application. A copy of the original TSMC Invention Disclosure, with dates redacted, is attached as Exhibit A.
- The TSMC Invention Disclosure of Exhibit A includes two photomicrographs, Figure 3 and Figure 4, of an HBT device that we successfully reduced to practice prior to March 31, 2003, using a two-temperature semiconductor process described in the above-identified application, wherein a blanket seed layer was deposited on a substrate and a patterned polysilicon layer at a first temperature, and then an in-situ doped silicon-germanium layer was formed on the silicon cap layer at a lower temperature.
  - All of the activities described above occurred in Taiwan.

Chia-Lin Chen
Chia-Lin Chen
Date: 05/09/2005

2

and the state of t



§

In re application of:

Kuen-Chyr Lee, et al.

Serial No.: 10/785,524

Filed:

February 24, 2004

For:

Method for Improving the Electrical Continuity for a Silicon-Germanium Film Across § a Silicon/Oxide/Polysilicon § § Surface Using a Novel Two-

Temperature Process

Docket No.:

2001-1693 / 24061.450

Customer No.

42717

Group Art Unit: 2823

Examiner:

Trung Q. Dang

### **DECLARATION UNDER 37 C.F.R. § 1.131**

- 1. Shih-Chang Chen, declare and say that:
- I am a joint inventor of the subject matter disclosed and claimed in the above-1. identified application.
- At all times set forth herein, I was employed at Taiwan Semiconductor Manufacturing Co., LTD, ("TSMC") Hsin-Chu, Taiwan. TSMC is the assignee of the aboveidentified application.
- Prior to March 31, 2003, we reduced the subject matter of the present invention to 3. practice, prepared a TSMC Invention Disclosure, and submitted it to TSMC for processing for a patent application. A copy of the original TSMC Invention Disclosure, with dates redacted, is attached as Exhibit A.
- The TSMC Invention Disclosure of Exhibit A includes two photomicrographs, Figure 3 and Figure 4, of an HBT device that we successfully reduced to practice prior to March 31, 2003, using a two-temperature semiconductor process described in the above-identified application, wherein a blanket seed layer was deposited on a substrate and a patterned polysilicon layer at a first temperature, and then an in-situ doped silicon-germanium layer was formed on the silicon cap layer at a lower temperature.
  - All of the activities described above occurred in Taiwan. 5.

Shih-Chang Chen

Date: 650506



*©* © © © © © © © © © © © © © © © © ©

Kuen-Chyr Lee, et al.

Serial No.: 10/785,524

Filed:

February 24, 2004

For:

Method for Improving the Electrical Continuity for a

Silicon-Germanium Film Across a Silicon/Oxide/Polysilicon Surface Using a Novel Two-

Temperature Process

Docket No.:

2001-1693 / 24061.450

Customer No.

42717

Group Art Unit: 2823

Examiner:

Trung Q. Dang

### DECLARATION UNDER 37 C.F.R. § 1.131

- I, Mong-Song Liang, declare and say that:
- I am a joint inventor of the subject matter disclosed and claimed in the aboveidentified application.
- At all times set forth herein, I was employed at Taiwan Semiconductor Manufacturing Co., LTD, ("TSMC") Hsin-Chu, Taiwan. TSMC is the assignee of the aboveidentified application.
- Prior to March 31, 2003, we reduced the subject matter of the present invention to 3. practice, prepared a TSMC Invention Disclosure, and submitted it to TSMC for processing for a patent application. A copy of the original TSMC Invention Disclosure, with dates redacted, is attached as Exhibit A.
- The TSMC Invention Disclosure of Exhibit A includes two photomicrographs, Figure 3 and Figure 4, of an HBT device that we successfully reduced to practice prior to March 31, 2003, using a two-temperature semiconductor process described in the above-identified application, wherein a blanket seed layer was deposited on a substrate and a patterned polysilicon layer at a first temperature, and then an in-situ doped silicon-germanium layer was formed on the silicon cap layer at a lower temperature.
  - All of the activities described above occurred in Taiwan. 5.

Mong-Song Liang

Date: May 6 To 7

**EXHIBIT A** 





***************************************				***************************************	***************************************		
ЕМР.	FULL NAME(S) OF	DEPT.	DEPT.	TEL. NO.	GEGGGE O SALE	SECURITY B	
NO.	INVENTOR(S)			CODE			TSMC-REST
	ENGLISH	CHINESE	}	,			FOR USE BY PATENT
							AFFAIRS DEPARTMENT
014955	Kuen-Chyr Lee	李崑池	TFD	2331	7034042	KCLEEC@T SMC.COM.T W	DISCLÓSURE NO:: >01-169. TSMCO
014959	Liang-Gi Yao	姚亮吉	TFD	2331	7034736	LGYAO@TS MC.COM.T W	
014956	Tien-Chih Chang	張添智	TFD	2331	7031214	TCCHANGF @TSMC.CO M.TW	RECEIVED DATE: (TIME STAMP)
020388	Chia-Lin Chen	陳佳麟	TFD	2331	7031214	CLCHENV@ tsmc.com.tw	] .
015251	Shih-Chang Chen	陳世昌	TFD	2331	7034746	SCCHENL@ TSMC.COM. TW	柳瓷湾 Mandy Liu
002872	Mong-Song Liang	梁孟松	AMTD	2330	7034789	MSLIANG@t smc.com.tw	707-2385
l	1	1	i	1	1	1	

/ TITLE OF INVENTION --

ENGLISH --DISCONTINUITY IMPROVEMENT FOR SIGE DEPOSITION BETWEEN SI/OXIDE/POLY FILM BY TEMPERATURE ADJUSTMENT WITHOUT SIGE/B PROFILE CHANGE

- BACKGROUND INFORMATION CURRENT PRACTICE AND DISADVANTAGES

  The SiGe heterojunction bipolar transistor(HBT) has attracted much attention because of both the device performance and the low cost for many applications. The discontinuity phenomenon present during SiGe deposition between Si/oxide/poly film will cause the poor poly sheet resistance connected with base electrode. This patent presents a methodology for discontinuity improvement during SiGe deposition between Si/oxide/poly film by temperature adjustment without changing SiGe/B profile.
- MAIN POINTS OF CLAIM (PLEASE LIST ITEM BY NEM; 利用何種方法/ 手段達到目的)
  In order to improve discontinuity during SiGe deposition between Si/oxide/poly film by temperature adjustment without changing SiGe/B profile, we only adjust the process temperature of seed layer, and keep the temperature of SiGe and cap deposition the same as standard recipe. That could gain two following advantages:
  - 1. The discontinuity of seed layer was improved by process temperature adjustment.
  - 2. The SiGe/B profile will not be changed because the process temperature of SiGe and cap deposition keep the same.
- ▼ PROBLEM SOLVED OR IMPROVEMENTS OBTAINED BY THIS INVENTION (PLEASE LIST ITEM BY ITEM)
  - Discontinuity present during SiGe deposition between Si/oxide/poly film by temperature adjustment is improved but without changing SiGe/B profile
- - Discontinuity, temperature, SiGe
- PATENT/ LITERATURES SEARCH RESULT (PLEASE SPECIFY SIMILAR PATENT NO. AND

### LITERATURE CITATION)

None

### DETAIL DESCRIPTION OF INVENTION

The discontinuity phenomenon present during SiGe deposition between Si/oxide/poly film will cause the poor poly sheet resistance connected with base electrode. Figure 1 and Figure 2(See attached) shows the discontinuity phenomenon with top view and cross section view during SiGe deposition between Si/oxide/poly film. This patent presents the mothodology that only adjust the process temperature of seed layer, and keep the temperature of SiGe and cap deposition the same with standard recipe.

The results were shown in Figure 3 and Figure 4 (See attached). That could gain two following advantages:


- 1. The discontinuity of seed layer was improved by process temperature adjustment.
- 2.The SiGe/B profile will not be changed due to the process temperature of SiGe and cap deposition keep the same.

### 4ENTS: 121201.c

### ATTACHMENTS: 121201.ppt

WITNESS: THE TWO WITNESSES WHOSE SIGNATURES APPEAR	SIGNATURE OF WITNESS	DATE	SIGNATURE OF WITNESS	DATE
BELOW HAVE <u>READ</u> AND <u>UNDERSTOOD</u> THIS ENTIRE INVENTION DISCLOSURE.	黄仁宏		新北沙	
THE DISTRICTION DISCUSSION.				

DISCLOSURE SUBMITTE	ED BY		
INVENTORS' EMPNO	INVENTORS' NAME	INVENTOR'S SIGNATURE	DATE
014955	李崑池	本能地	i, 1
014959	姚亮吉	是是艺	
014956	張添智	援添粉	
020388	陳佳麟	京社虚	
015251	陳世昌	東世岛	· · · · · · · · ·
002872	梁孟松	第五代	7



## Discontinuity Prevention during SiGe deposition between Si/Oxide/Poly film by Temperature Adjustment without SiGe/B profile change

5/9)-10


### Introduction:

between Si/oxide/poly film will cause the poor poly sheet resistance The discontinuity phenomenon present during SiGe deposition connected with base electrode.

Figure 1 shows the discontinuity phenomenon with cross section view during SiGe deposition between Si/oxide/poly film.



Introduction: Discontinuity issue during SiGe deposition on Si/oxide/poly film



# Method & Advantage:

temperature of seed layer, and keep the temperature of SiGe and cap deposition the same with standard recipe. The results were shown in Figure 3 and Figure 4. That could gain two following advantages: This patent presents the methodology that only adjust the process

1. The discontinuity of seed layer was prevented just by process


temperature adjustment and with throughput improvement.

2. The SiGe/B profile will not be changed due to the process temperature of SiGe and cap deposition keep the same.



Advantage: To prevent discontinuity during SiGe deposition on Si/oxide/poly film by temperature adjustment without changing SiGe/B profile.

Method: To adjust the process temperature of seed layer, and keep the temperature and duration of SiGe and cap deposition the same as standard recipe.



### This Page is Inserted by IFW Indexing and Scanning Operations and is not part of the Official Record

### **BEST AVAILABLE IMAGES**

Defective images within this document are accurate representations of the original documents submitted by the applicant.

Defects in the images include but are not limited to the items checked:
☐ BLACK BORDERS
☐ IMAGE CUT OFF AT TOP, BOTTOM OR SIDES
FADED TEXT OR DRAWING
BLURRED OR ILLEGIBLE TEXT OR DRAWING
☐ SKEWED/SLANTED IMAGES
COLOR OR BLACK AND WHITE PHOTOGRAPHS
☐ GRAY SCALE DOCUMENTS
☐ LINES OR MARKS ON ORIGINAL DOCUMENT
☐ REFERENCE(S) OR EXHIBIT(S) SUBMITTED ARE POOR QUALITY

### IMAGES ARE BEST AVAILABLE COPY.

**☐** OTHER:

As rescanning these documents will not correct the image problems checked, please do not report these problems to the IFW Image Problem Mailbox.